This website requires JavaScript.
Explore
Help
Sign In
Anccend
0 Followers
·
0 Following
Joined on
2026-09-12
Block a user
Blocking a user prevents them from interacting with repositories, such as opening or commenting on pull requests or issues.
Learn more about blocking a user.
User to block:
Optional note:
The note is not visible to the blocked user.
Cancel
Block
Repositories
1
Projects
Packages
Public Activity
Starred Repositories
Anccend
pushed to
feat/saolei-minesweeper
at
Anccend/risc-v-cpu
2026-09-23 19:24:34 +08:00
cfcf2f4923
feat(saolei): 显存扩成每格 2 字节 + 内置 A-Z 字模;开始界面加文字、难度选择和黑背景
Anccend
pushed to
feat/saolei-minesweeper
at
Anccend/risc-v-cpu
2026-09-19 15:46:39 +08:00
f7844b7b1c
feat(board): 中断综合测试程序上板 + 可变分频/刷新率;README 大幅扩写
Anccend
pushed to
feat/isa-ext
at
Anccend/risc-v-cpu
2026-09-13 19:39:47 +08:00
e57d97b0ab
更新md文件名
Anccend
pushed to
feat/isa-ext
at
Anccend/risc-v-cpu
2026-09-13 19:11:28 +08:00
cb0cb433ac
源文件收敛到 pipelined-cpu/ 一份:删除根目录 rtl/board/testbench/tools,补充回归脚本
fed01f5910
工程整理:源文件复制进 pipelined-cpu/,提供一键重建脚本 create_project.tcl
4a81685066
乘除法改为多周期时序单元,CPU 时钟从 6.25 MHz 提到 50 MHz
Compare 3 commits »
Anccend
pushed to
feat/isa-ext
at
Anccend/risc-v-cpu
2026-09-13 18:26:37 +08:00
556fbe9530
目录整理:RTL/上板/仿真分开存放,测试 ROM 镜像归入 testbench/rom
1ae6fe6ebe
上板支持:Nexys4DDR 顶层、片内 ROM/RAM 与 MMIO 跑马灯演示
192e28795a
实现 MMIO,LED 显示从 ecall 改为内存映射存储
Compare 3 commits »
Anccend
pushed to
feat/isa-ext
at
Anccend/risc-v-cpu
2026-09-12 19:11:20 +08:00
ccd1b917d0
新增 ISA 验证资产:迷你汇编器 + 指令测试程序
9f6f4c9ada
ISA 扩展:sltiu、bge/bgeu、mulh/mulhsu/mulhu(并回归 xor/sll/srl/sra/bltu/mul)
036a57d907
实现 LUI 指令(加载高位立即数)
Compare 3 commits »
Anccend
created branch
feat/isa-ext
in
Anccend/risc-v-cpu
2026-09-12 19:11:20 +08:00
Anccend
pushed to
master
at
Anccend/risc-v-cpu
2026-09-12 18:50:19 +08:00
266ec6a049
重构:按功能拆分流水线模块、修复 BLT 指令、注释中文化
Anccend
pushed to
master
at
Anccend/risc-v-cpu
2026-09-12 16:41:56 +08:00
abb2e161af
注释添加和翻译
Anccend
pushed to
master
at
Anccend/risc-v-cpu
2026-09-12 13:52:58 +08:00
03ac91bf65
初版,Logisim转换Verilog
Anccend
created branch
master
in
Anccend/risc-v-cpu
2026-09-12 13:52:58 +08:00
Anccend
created repository
Anccend/risc-v-cpu
2026-09-12 13:50:07 +08:00