Anccend/risc-v-cpu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1 Commit 3 Branches 0 Tags
03ac91bf65fdb579e007ffd3fc51078a629f85fa
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
S
Description
26华科硬件综合训练
2.7 MiB
Languages
SystemVerilog 45.3%
Verilog 28.2%
Python 6.8%
Tcl 6.6%
Assembly 5.9%
Other 7.2%