Anccend/risc-v-cpu
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fix(rtl): 修 cpu21_ps2_mouse 三处真 bug, 综合已通过 (0 errors / 0 critical warnings)

Browse Source 
- frame_q[8:1][3] 是 Verilog-2001 非法写法(part-select 再取位), 综合报
  [Synth 8-2599] range is not allowed in a prefix 与 [Synth 8-1008] frame_q is not a memory
  -> 改为 frame_q[4] (= 数据字节 frame_q[8:1] 的 bit3)
- dx/dy 互换: 事件里把 dy 当 dx 上报
- 鼠标按键位错位: {2'b0, pkt_q[2], pkt_q[1]} 丢掉左键
  -> {2'b0, pkt_q[2], pkt_q[1], pkt_q[0]} (对齐 cpu21_mmio / mmio.h: bit0=左键, bit1=右键, bit2=中键)
- tools/check_rtl_text.ps1: 修 tag 变量引用解析错、修块注释漏报、字符串中文误报
- create_project.tcl 头注: Vivado 版本改为 2020.2 (本机实测: 建工程 + 综合均通过)
This commit is contained in:
Alpha
2026-09-18 16:16:53 +08:00
parent e4d58a3439
commit 3512238965
3 changed files with 10 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
pipelined-cpu/srcs/rtl/cpu21_ps2_mouse.v
+7 -4
View File
@@ -110,7 +110,9 @@ module cpu21_ps2_mouse (
case (byte_cnt_q)
8'd0: begin
// 标志字节：bit3 必须为 1（否则是鼠标发来的其他响应，丢弃）
if (frame_q[8:1][3] == 1'b1) begin
// 数据字节 = frame_q[8:1]，它的 bit3 就是 frame_q[4]
// （不能写 frame_q[8:1][3]：Verilog-2001 不允许 part-select 再取位）
if (frame_q[4] == 1'b1) begin
pkt_q[7:0] <= frame_q[8:1];
byte_cnt_q <= 8'd1;
end
@@ -121,9 +123,10 @@ module cpu21_ps2_mouse (
end
8'd2: begin
byte_cnt_q <= 8'd0;
ev_dx_o <= frame_q[8:1]; // dy
ev_dy_o <= pkt_q[15:8]; // 注意：byte1 是 dx
ev_btn_o <= {2'b0, pkt_q[2], pkt_q[1]}; // {middle, right, left}
ev_dx_o <= pkt_q[15:8]; // byte1 = dx
ev_dy_o <= frame_q[8:1]; // byte2 = dy
// 与 cpu21_mmio / mmio.h 一致：bit0=左键, bit1=右键, bit2=中键
ev_btn_o <= {2'b0, pkt_q[2], pkt_q[1], pkt_q[0]};
ev_valid_o <= 1'b1;
end
default: